

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7













state of switch	testing command signal	state of register	test mode
SW1 SW2 SW3 	1V 	MSB LSB 	test1
	2V 		test2
	3V 		test3
	0V 		no test

FIG.8




FIG.9




FIG.10




FIG.11





FIG.12

87



97

